No explanation of comparison codes for integer vectpr compare instructions
In the ISE document 319433-022, instructions such as VPCMPD refer to an imm8 operand as a comparison predicate. However, there is no explanation of the values of the predicate.The Operation section of...
View ArticleSwitching to protected mode clarification
Hello,I'm trying to understand a line in the Intel Architecture manual. It's a description of a possible failure situation when switching to protected mode.Section 9.9.1 gives a recommended procedure...
View ArticleOBTAIN REAL AND FAKE DOCUMENTS_contact loenbest@gmail.com
OBTAIN REAL AND FAKE DOCUMENTS_contact loenbest@gmail.comSkype: loen.best ORDER ANY UNIVERSAL DOCUMENTS YOUR OF NEED PASSPORTS ID card Social security card Drivers License Canada Cards United States...
View ArticleOBTAIN REAL AND FAKE DOCUMENTS(contact>loenbest@gmail.com)
OBTAIN REAL AND FAKE DOCUMENTS(contact>loenbest@gmail.com) Contact us on ,,,,,,,,,,,,,,,,,,loenbest@yahoo.comSkype: loen.best ORDER ANY UNIVERSAL DOCUMENTS YOUR OF NEED PASSPORTS ID card Social...
View ArticleSGX extensions
Hi With the new SGX extensions available in the new Skylake based CPU's (6700K and 6600K) I was wondering if Intel is ready to release more information about these technologies. Specifically: 1) Is...
View ArticleBMI support in Skylake
The erratum SKD002 in http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/desktop-6th-gen-core-family-spec-update.pdf makes the reader think that BMI extensions aren't...
View ArticleSGX support removed from Intel's ARK website?
Hi Intel Until recently (1-2 weeks ago), Intel's ARK website listed SGX as being supported on the new Skylake 6600K and 6700K processors. However, this information now seems to have been removed? The...
View ArticleBehavior of some convert instructions with W=1 in non-64-bit mode
For instructions such as VCVTSI2SD, your doc is clear. It says that in non-64 bit mode, W=1 will be have the same as W=0. That is, the second source will be 32 bits memory or a 32 bit GPR.HOWEVER,...
View ArticleIntel SDE and PIN doesn't work on Win10 on a VS2015 compiled app
Hi,trying to running an application with Intel SDE 7.21.0 tool which includes newest pin tool Pin 2.14 kit 72480 but still don't know if because Windows 10 RTM or app compiled using VS2015 RTM get an...
View ArticleMassive speedup of integer SSE2 code using AVX1(!)
Hello.I've recently recompiled an old C program which mainly uses integers, with VC 2013 and ICC 13.1 compilers and was initially compiled targeting SSE2 architecture using VC 2010 compiler.I targeted...
View ArticleWhat is behavior of LD + OP instruction with register source and EVEX.b = 1?
I'm confused about whether EVEX.b = 1 is allowed (and ignored) for instructions such asVPMINUD reg, reg, regI cite this case because the gnu assembler testsuite has a case with this instruction but b =...
View ArticleIntel® X86 Encoder Decoder (Intel® XED) - new release site
Until mid-2015, Intel XED had been distributed externally via Pin kits. However, with a recent change to Pin's C-runtime, it is now required that users of Intel XED obtain Intel XED compiled against a...
View ArticleIA-32e 64-bit and compatibility mode
Hi,From Intel developer manual I seeIA-32e mode allows software to operate in one of two sub-modes: 64-bit mode supports 64-bit OS and 64-bit applications Compatibility mode allows most...
View ArticleAVX512 for mobile?
OK, so Skylake has been out for a month, and IDF is long past - but I still don't have an answer to one basic question: will there be any mobile chips that support a AVX512? At first my hopes had been...
View ArticleIntel® Software Development Emulator release 7.30
On September 20th 2015, we released version 7.30 of the Intel® Software Development Emulator. It is available here: http://www.intel.com/software/sdeSee the release notes for a full list of changes....
View ArticleSDE debugtrace output incomplete
I am running SDE to trace a program, and the output stops without explanation.I used -dt_filter_start 0x100401000 and -dt_filter_end 0x100409000 to enclose the portion of the program to trace.In case...
View ArticleSDE Message: "No MPX support"
Hi,I'm trying to run an application compiled with gcc 5.2.0 using MPX instructions in SDE 7.31.0 on Linux. (-fno-omit-frame-pointer -fcheck-pointer-bounds -mmpx)SDE is used as: sde -mpx-mode --...
View ArticleSSE and multiplication
Hi,I'm doing some tests to compare the code generated by gcc 4.8.3 on a CentOS i7-5600U core while using sse optimizations.Here is my code :#include <stdio.h> #include <stdint.h> typedef...
View ArticleProcessor models supporting the SHA extensions?
Can anyone tell me some processor models that support the SHA extensions? I've seen mention that they are supported on the E5-2600 v3 Haswell processors, but I tried the E5-2666v3 on EC2 and it doesn't...
View ArticleSGX support
HiI'm a graduate student who wants to utilize Intel SGX instructions. I heard that the new CPUs, which include Intel SGX instructions, will be released by 26th Oct, 2015. [1] And I'd like to buy one of...
View Article